



Design of Decimation Filters for Wireless Local Area Network Applications

Kantharaj S P*

BIET, Davangere, Karnataka,
INDIA

G. S. Sunitha

BIET, Davangere, Karnataka,
INDIA

G. H. Leela

BIET, Davangere, Karnataka,
INDIA

S. O. Nirmala

BIET, Davangere, Karnataka,
INDIA

Article Info

Article history:

Received: January 22, 2022

Revised: April 25, 2022

Accepted: June 5, 2022

Keywords:

Sampling Rate Conversion;
WLAN-b; FIR Filter; Decimator.

Abstract

Multirate signal processing is critical to realizing the digital frequency converter in WLAN technologies. In this paper, we focus on designing and analyzing the different structures of decimators that support WLAN-b applications to reduce the frequency by 12 for an IEEE. The structure modeling of the decimator used Simulink. Implementing a single-stage decimator required a higher-order filter, extra storage space, and a long simulation time. Results showed that the necessary storage elements for 2-stage design are 55% and for 3-stage design is 65% of single stage. For 133 MHz WLAN-b application, a two-stage decimator is proved to be efficient.

To cite this article: K. S P, and G. S. Sunitha, G. H. Leela, S. O. Nirmala "Design of Decimation Filters for Wireless Local Area Network Applications," *Int. J. Electron. Commun. Syst.*, vol. 2, no. 1, pp. 9-13, 2022.

INTRODUCTION

In many signal processing and communication applications, it is necessary to convert the audio signal at a given frequency to some other signals with different sampling rates. In digital audio, three different sampling rates are 32 kHz for broadcasting, 44.1 kHz for CD, and 48 kHz for digital audiotape. A wireless local area network (WLAN) uses a wireless distribution technique to two or more devices. It also allows users to shift around within a geographical local coverage area, connect to the network, and connect to the wider internet [1], [2].

Sample Rate Conversion (SRC) is a process by which the audio sample rate gets changed without affecting the audio pitch [3]. It is comfortable to design and analyze the implementation of transmultiplexer by multirate DSP systems [4]. The systems which operate at different sampling rates throughout the processing are called multirate systems. In multirate systems, the sampling frequency changes during signal processing [5]. Multirate systems have gained popularity since the early

1980s, and they are commonly used for audio and video processing, communications systems, and transform analysis, to name a few. Multirate systems play a central role in many areas of signal processing [6]. The primary operations of multirate systems are Decimation and Interpolation. Decimation and interpolation are the two basic building blocks of multirate digital signal processing systems [7]. Decimation reduces the sampling rate, whereas interpolation is used to increase the sampling rate [8].

In practice, decimation usually implies low pass-filtering of a signal, then throwing away some of its samples [9]. The most immediate reason to decimate is simply to reduce the sampling rate at the output of a system so the system operating at a lower sampling rate can input the signal [10]. The main task of a decimation filter is to remove the quantization noise away from the band of interest and avoid aliasing of high-frequency components down to the low-frequency region or within the signal bandwidth [11].

Corresponding author:

Kantharaj S P, Bapuji Institute of Engineering and Technology, Davanagere-577004, India. ✉ kantharajsp@gmail.com

© 2021 The Author(s). **Open Access.** This article is under the CC BY SA license (<https://creativecommons.org/licenses/by-sa/4.0/>)

Khalid et al. presented the decimation filter simulated using Matlab, and its complete architecture was realized using DSP Blockset and Simulink. The filter was implemented using Mentor Graphic ModelSim and Calibre Tool in FPGA technology. The resulting architecture is hardware efficient and consumes less power than conventional decimation filters [12]. Jing showed that Compared with a conventional digital filter, the more efficient filter has a great advantage in the real-time and the use of hardware resources, which can improve the real-time performance of the signal processing and greatly reduce the rate of the back-end digital signal processing [13]. Kim also said that the complexity of the circuit is reduced by applying the required down-sampling rate twice instead of once. In addition, CIC decimation filters without a multiplier are used as the decimation filter of the first stage. The second stage is implemented using a CIC filter and a down sampler with an anti-aliasing filter, respectively [14]

Multirate signal processing is the key technology to realizing the digital frequency converter in WLAN technologies. For a wireless local area network, multirate systems perform a processing task with improved efficiency and offer higher performance at a lower cost and reduced complexity [15]. In this paper, we focus on designing and analyzing the different structures of decimators that support WLAN-b applications to reduce the frequency by 12 for an IEEE. The design is subjected to retaining the passband aliasing in the desired bounds.

METHOD

Sampling Rate Conversion

The sampling rate change may be achieved in one fell swoop or multi fell swoops. Sampling rate conversion by integer factors in a single stage is useful but can be too restrictive in some practical applications [16]. The structure modeling of the decimator used Simulink. Implementing a single-stage decimator requires a higher-order filter, extra storage space, and a long simulation time. The multistage design approach has advantages over the single-stage sampling rate converters. In a multistage structure, the conversion factor is translated into a product of integer values such that conversion can be carried out in

more than one stage. But no systematic approach is formulated in the literature to determine the optimal number of stages and factors to minimize storage space and computation time. The trial-and-error method may mostly be applied for such designs [17], [18].

For sampling rate converters, additional efficiency is achieved by cascading two or more stages design. Depending upon the application and the required response, a suitable filter and design method can be adopted for frequency conversion in the case of WLAN. This paper uses symmetric Linear FIR filters designed by the optimal method for sampling rate converters because of their advantages [19]. In WLAN applications, frequency converter system performance can be enhanced by simplifying arithmetic operations determined by the number of multiplications per sample and the number of total storage elements [20].

RESULTS AND DISCUSSION

Structure Modelling of Decimator Using Simulink

In this paper, we focus on designing and analyzing the different structures of decimators that support WLAN-b applications. For interoperating between two WLAN-b's, consider designing the decimator to down-convert 132 MHz frequency input signal to 11 MHz as specified in table 1.

Table 1. Design Specification for WLAN Application.

Specifications	Values
Input sampling frequency	132 MHz
Output frequency	11 MHz
Pass band frequency	3 MHz
Stop band frequency	5 MHz
Frequency deviation	0.015
Pass band attenuation	0.5 db
Stop band attenuation	44 db

Single-stage implementation




Figure 1. Block Modelling of Single Stage Decimator.

The sampling rate reduction required for WLAN is 12, which is realized with a single stage and multistage decimator structure. To compare performances, the decimator is designed using the above specifications as a single stage and multistage structure. We have implemented the same using MatLab Simulink. These structures' performance metrics like MPS and TSR are evaluated and compared. In one fell swoop design, the decimator consists of an anti-aliasing filter followed by a 12-fold down sampler, as shown in figure 1. Decimator specifications are listed in table 2.

Table 2. Single Stage Decimator Specifications.

Specifications	Values
Input sampling frequency	132 MHz
Decimation Factor	12
Pass band frequency	3 MHz
Stop band frequency	5 MHz
Frequency deviation	0.015
Pass band attenuation	0.5 db
Stop band attenuation	44 db
Order	101
Multiplications (in terms of 10 ⁶)	1100
Storage Elements	101

Two-stage decimator implementation

Figure 2 shows a two-stage structure for the down sampling. In the two-stage decimator model, sampling rate reduction factor 12 is considered M1 x M2 (possibly as 4x3 and 3x4). The design aspects and performance measures of two-stage decimators are listed in table 3.




Figure 2. Block Modelling of Two Stage Decimator.

Three-stage decimator implementation

In 3-stage approach, the decimation factor 12 is factorized as M1 x M2 x M3 (possibly as 4x2x2, 2x4x2 and 2x2x4). Figure 4 shows the three-stage structures for the rate conversion. Table 3 shows the performance measures of three-stage decimators for converting 132MHz signal to 11MHz signal. Decimator design computational efficiency can be analyzed based on the number of multiplications per input sample and the number of delay elements required to perform the sampling rate conversion of WLAN-b.




Figure 3. Block Modelling of Three Stage Decimator.

Tables 2, 3, and 4 show the multiplications and number of storage elements (number of delay elements which are the same as storage elements) required. We believe that reducing the number of filters reduces the complexity involved in designing the decimators. Results show that the required storage elements for 2-stage design are 55% and for 3-stage design is 65% of single stage. For multistage decimators in WLAN-b, the better approach to finding the optimal number of stages and set of integers is apropos computational complexity and total storage requirements. To the specified WLAN-b application, two stages decimator is appeared to be the most efficient in the dimension of the number of multiplications and storage elements. More precisely, to achieve better performance during the multistage decimator design, it is good to choose the largest integer of all the possible factors of M as M1.

Table 3. Two Stage Decimator Specifications

Parameters	Two stage decimator			
	Factors: M1=4, M2=3		Factors: M1=3, M2=4	
Input frequency	132 MHz	33 MHz	132 MHz	44 MHz
Pass band frequency	3 MHz	3 MHz	3 MHz	3 MHz
Stop band frequency	27.5 MHz	5.5 MHz	38.5 MHz	5.5 MHz
Frequency deviation	0.18	0.075	0.27	0.045
Pass band attenuation	0.006	0.006	0.006	0.006
Stop band attenuation	0.05	0.05	0.05	0.05
Order	11	33	7	43
Multiplications (in terms of 10 ⁶)	583		737	
Storage Elements	44		50	

Table 4. Three Stage Decimator Specifications

Parameters	Factors: M1=3, M2=2, M3=2			Factors: M1=2, M2=3, M3=2			Factors: M1=2, M2=2, M3=3		
Input frequency	132 MHz	44 MHz	22 MHz	132 MHz	66 MHz	22 MHz	132 MHz	66 MHz	33 MHz
Pass band frequency	3 MHz	3 MHz	3 MHz	3 MHz	3 MHz	3 MHz	3 MHz	3 MHz	3 MHz
Stop band frequency	38.5 MHz	16.5 MHz	5.5 MHz	60.5 MHz	16.5 MHz	5.5 MHz	60.5 MHz	27.5 MHz	5.5 MHz
Frequency deviation	0.26	0.3	0.11	0.43	0.2	0.11	0.43	0.35	0.07
Pass band attenuation	0.016	0.016	0.016	0.016	0.016	0.016	0.016	0.016	0.016
Stop band attenuation	0.006	0.006	0.006	0.006	0.006	0.006	0.006	0.006	0.006
Order	7	6	23	7	9	21	5	5	25
Multiplications (in terms of 10 ⁶)		693			891			770	
Storage Elements		36			37			35	

CONCLUSION

Symmetric linear phase FIR filters designed by the optimal method are used to design the decimator. Results show the multistage designs yield significant reductions in computation speed and storage requirements compared with single-stage designs. For 133 MHz WLAN-b application, a two-stage decimator is proved to be efficient.

REFERENCES

- [1] V. Jayaprakasan and K. Pavitra, "Comparative Analysis of Interpolation/Decimation FIR Filter Structures for WLAN-b and WLAN-g Applications," *Int. J. Innov. Res. Sci. Technol.*, vol. 2, no. 2, 2016.
- [2] R. E. Crochiere and L. R. Rabiner, "Interpolation and Decimation of Digital Signals-A Tutorial Review," *Proc. IEEE*, vol. 69, no. 3, pp. 300-331, 1981, doi: 10.1109/PROC.1981.11969.
- [3] M. Sabraj, "Spectral Analysis of Sample Rate Converter," *Sign. Processing: An Intern. J. (SPIJ)*, vol. 4, no. 4, pp. 219-227, 2014.
- [4] Arunkumar and K. Ganesh, "Performance and Analysis of Transmultiplexers," *J. Circuits, Syst. Comput.*, vol. 28, no. 1, pp. 1-8, 2019, doi: 10.1142/S0218126619500099.
- [5] S. A. Kumar and P. G. Kumar, "Elegant and Practical Method of FIR Decimation Using Comb Filters in the Field of Digital Signal Processing," *Circuits Syst.*, vol. 7, no. 9, pp. 2476-2488, 2016, doi: 10.4236/cs.2016.79214.
- [6] V. M. Student, "Sub Band Coding of Speech Signal by using Multi-Rate Signal Processing," vol. 2, no. 9, pp. 45-49, 2013, [Online]. Available: www.ijert.org
- [7] N. B. Bahadure, "Multirate Digital Signal Processing System for Digital Communication Multirate Digital Signal Processing System for Digital Communication," no. 1, pp. 1-2, 2016.
- [8] S. Xu, Y. Chai, Y. Hu, L. Huang, and L. Feng, "The analysis of decimation and interpolation in the linear canonical transform domain," *Springerplus*, vol. 5, no. 1, 2016, doi: 10.1186/s40064-016-3479-4.
- [9] S. Sarswat and M. Kaur, "Decimation Filter Design Optimization of ADC for ECG Processing," *IOSR J. Electr. Electron. Eng.*, vol. 13, no. 2, pp. 63-66, 2018, doi: 10.9790/1676-1302036366.
- [10] P. E. Howland, D. Maksimiuk, and G. Reitsma, "FM radio based bistatic radar," *IEE Proc. Radar, Sonar Navig.*, vol. 152, no. 3, pp. 107-115, 2005, doi: 10.1049/ip-rsn:20045077.
- [11] G. G. Moon and S. N. Joshi, "Design Approach for Decimation Filter for ADC Application," *Int. J. Eng. Trends Technol.*, vol. 10, no. 12, pp. 597-600, 2014, doi: 10.14445/22315381/ijett-v10p320.
- [12] K. H. Abed and S. Colaco, "Design and Implementation of a Decimation Filter For High Performance Audio Applications," pp. 812-815, 2007.

- [13] Q. Jing, Y. Li, and J. Tong, "Performance analysis of multi-rate signal processing digital filters on FPGA," *Eurasip J. Wirel. Commun. Netw.*, vol. 2019, no. 1, 2019, doi: 10.1186/s13638-019-1349-9.
- [14] S. Kim, J. Oh, and D. Hong, "Design of Low Area Decimation Filters Using CIC Filters," vol. 20, no. 3, pp. 71–76, 2021.
- [15] A. V. Babu and L. Jacob, "Fairness analysis of IEEE 802.11 multirate wireless LANs," *IEEE Trans. Veh. Technol.*, vol. 56, no. 5, pp. 3073–3088, 2007, doi: 10.1109/TVT.2007.898397.
- [16] J. G. Proakis, *Digital Signal Processing, 4th Edition*, 4th ed. Massachusetts: Massachusetts Institute of Technology, Lincoln Laboratory, 2007.
- [17] F. Francesconi, G. Lazzari, V. Liberali, F. Maloberti, and G. Torelli, "A novel interpolator architecture for $\Sigma\Delta$ DACs," no. March, pp. 249–253, 2002, doi: 10.1109/edac.1993.386468.
- [18] G. S. Gawande, Khanchandani, and Marode, "Performance analysis of FIR digital filter design techniques," *Int. J. Comput. Corp. Res.*, vol. 2, no. 1, 2012.
- [19] G. S. Gawande, B. Pawar, and Khanchandani, "Performance Evaluation of Efficient Structure for Fir Decimation Filters Using Polyphase Decomposition Technique," *Inter. J. Electron. Commun. Eng. Technol. (IJECET)*, vol. 6, no. 5, pp. 1–8, 2015.
- [20] M. P. Chaudhari and M. T. Pce, "The Fir Filter Design and Analysis and Code Generation Using HDLCODER for Area and Power Efficient FPGA Implementation," *Int. J. Emerg. Technol. Eng. Res.*, vol. 4, no. 7, pp. 99–102, 2016.